BEGIN:VCALENDAR
CALSCALE:GREGORIAN
PRODID:-//Apple Inc.//iOS 6.1.3//EN
VERSION:2.0
BEGIN:VTIMEZONE
TZID:Europe/Berlin
BEGIN:DAYLIGHT
DTSTART:19810329T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=-1SU
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:19961027T030000
RRULE:FREQ=YEARLY;BYMONTH=10;BYDAY=-1SU
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DESCRIPTION:Formal hardware verification (hardware model checking) can prove that a des
 ign has a specified property. Historically only very simple properties in s
 imple designs have been provable this way\, but improvements in model check
 ers over the last decade enable us to prove very complex design properties 
 nowadays. riscv-formal is a framework for formally verifying RISC-V process
 ors directly against a formal ISA specification. In this presentation I wil
 l discuss how the complex task of verifying a processor against the ISA spe
 cification is broken down into smaller verification problems\, and other te
 chniques that I employed to successfully implement riscv-formal.
DTEND;TZID=Europe/Berlin:20171227T131500
DTSTAMP:20171220T105657Z
DTSTART;TZID=Europe/Berlin:20171227T124500
LAST-MODIFIED:20171220T105651Z
LOCATION:Saal Clarke
SEQUENCE:0
SUMMARY:End-to-end formal ISA verification of RISC-V processors with riscv-formal -
  Clifford Wolf
TRANSP:OPAQUE
UID:825add58-9218-4afe-a489-4dd8c4408e45@frab.cccv.de
URL;VALUE=URI:https://fahrplan.events.ccc.de/congress/2017/Fahrplan/events/8768.html
BEGIN:VALARM
ACTION:DISPLAY
DESCRIPTION:Reminder
TRIGGER:-PT1H
UID:0B0DBE08-0D29-486E-BDAB-47957A7F3F9A
X-APPLE-DEFAULT-ALARM:TRUE
X-WR-ALARMUID:0B0DBE08-0D29-486E-BDAB-47957A7F3F9A
END:VALARM
END:VEVENT
END:VCALENDAR
