BEGIN:VCALENDAR
CALSCALE:GREGORIAN
PRODID:-//Apple Inc.//iOS 6.1.3//EN
VERSION:2.0
BEGIN:VTIMEZONE
TZID:Europe/Berlin
BEGIN:DAYLIGHT
DTSTART:19810329T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=-1SU
TZNAME:CEST
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:19961027T030000
RRULE:FREQ=YEARLY;BYMONTH=10;BYDAY=-1SU
TZNAME:CET
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DESCRIPTION:In this talk I describe the basic makeup of FPGAs and how I reverse enginee
 red the Xilinx 7 Series and Lattice iCE40 Series together with the implicat
 ions.
DTEND;TZID=Europe/Berlin:20171228T150000
DTSTAMP:20171220T105657Z
DTSTART;TZID=Europe/Berlin:20171228T140000
LAST-MODIFIED:20171220T105651Z
LOCATION:Saal Clarke
SEQUENCE:0
SUMMARY:Reverse engineering FPGAs - MathiasL
TRANSP:OPAQUE
UID:be19fbe3-e825-4e67-93f9-a6aeda2e31af@frab.cccv.de
URL;VALUE=URI:https://fahrplan.events.ccc.de/congress/2017/Fahrplan/events/9237.html
BEGIN:VALARM
ACTION:DISPLAY
DESCRIPTION:Reminder
TRIGGER:-PT1H
UID:BAB1111F-4A42-4D78-A988-031EF048238A
X-APPLE-DEFAULT-ALARM:TRUE
X-WR-ALARMUID:BAB1111F-4A42-4D78-A988-031EF048238A
END:VALARM
END:VEVENT
END:VCALENDAR
